1/0:		1/0	
MÖ	ho ho ho ho	- 100 s. t —	
Code No: 5455AF			
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD			
\mathbb{A}_{Time}	M. Tech I Semester Examinations, June/July - 2018 CPLD AND FPGA ARCHITECTURES AND APPLICATIONS (Embedded Systems) Max.Max	ks:75	
Note:	This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part consists of 5 Units. Answer any one full question from each unit. Each quest 10 marks and may have a, b, c as sub questions.	A. Part B ion carries	
's Sent	$PART-A$ $5 \times 5 \text{ Marks} = 25$		
1.a) b) c) d) e)	Discuss the design of PAL with an example. Explain the different programming technologies of FPGA. Explain programmable routing matrix of Xilinx XC2000 series. Explain how the ACT3 architecture is different from ACT1 architecture? Explain the general design issues in designing logic circuits using ACT devices.	[5] [5] [5] [5]	
PART - B $5 \times 10 \text{ Marks} = 50$			
2.	Compare ROM, PAL and PAL with respect to all features, programming a	aspects and	
	applications. Design a Parallel Adder circuit with Accumulation using CPLD.	[10]	
4.	Explain the general block diagram of FPGA with neat sketches. OR	[10]	
5.	Draw and explain different design stages involved in the FPGA design flow.	[10]	
\mathbb{R}^{6} .	Explain the architecture of XC3000 FPGA with neat sketches.	[10]	
7.	Draw the schematic diagram of Xilinx based XC 4000 CLB and describes its operation in detail.	s functional [10]	
8.	Explain the architecture of ACT2 FPGA with neat diagrams.	[10]	
∠S9.	Explain the routing architecture of ACT2, ACT1 FPGA's in detail.	[10](8	
10.	Design a fast video controller with any ACT device.	[10]	
11.	OR Explain the implementation of fast DMA controller with any ACT device.	[10]	
K8	K8 K8 K9000- K8 K8		