R16

[5+5]

Code No: 133AJ

structure.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year I Semester Examinations, November/December - 2017

	DIGITAL LOGIC DESIGN
T:	(Common to CSE, IT)
1 ime:	: 3 Hours Max. Marks: 75
Note:	This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART- A (25 Marks)
1.a) b) c) d)	Subtract the following using 1's and 2's complement $(101)_2$ - $(10110)_2$. [2] Distinguish between canonical and standard forms by giving an example. [3] Derive the sum of minterms for the function $f(a,b,c)=a'b+b'c'$ [2] Implement the following function using only NAND Gates $F=a.(b'+c')+(b.c)$. [3]
e) f) g) h) i) j)	Differentiate multiplexer and de-multiplexer. [2] Draw the diagram of 4-Bit Parallel adder cum parallel subtractor. [3] Show the excitation table and truth table of JK flip flop. [2] Differentiate critical and non-critical race. [3] Define Register Transfer Language. [2] Differentiate PLA and PAL. [3]
	\mathbb{R}^{2}
2.a)	What are the various logic gates, give the representation along with the truth table.
b)	What is the use of complements? Perform subtraction using 7's complement for the given Base-7 numbers (565)-(666). [5+5]
3.a)	Convert the following to the corresponding bases i) $(9BCD)_{16} = ()_8$ ii) $(323)_4 = ()_5$
b)	Given the 8 bit data word 11011011, generate the 12 bit composite word for the Hamming code that corrects and detects single errors. [5+5]
4.a) b)	Derive the product of maxterms for f(a,b,c,d)=a.b.c+b'.d+c.d'. Derive and Implement Exclusive OR function involving three variables using only NAND function. [5+5]
5.a) b)	Obtain the simplified expression in SOP form of $F(a,b,c,d,e)=\sum (1,2,4,7,12,14,15,24,27,29,30,31)$ using K-maps. Implement the function $f(a,b,c)=\pi(0,1,3,4)$ using NAND-NAND two level gate

	C.		OK	OK		ØK.	OH.		
	6.a) b)	Implemen Design a c		[5+5]					
	7.a) Define a multiplexer? Draw a 4:1 multiplexer for the function $f(a,b,c,d)=\sum (0, 4,5,10,11,12,15)$ b) Design a full binary adder with two half adders and a OR gate. [5+5]								
	8.a) Explain about a NOR Latch in detail, with a neat diagram.b) Design a 3-bit counter using T flip flops.						[5+5]		
	9. Define essential hazard? Implement SR Latch by avoiding Hazard Neatly draw the diagram of SR latch before hazard and after Hazard elimination. [10]								
	10. Explain about RAM in detail. OR						[10]		
	11.	What is a	micro operation	? List and explain	its categories w	ith relevant exam [1			
		3 P.	3R	00000					
3 = ?		3 = \	8R	84					
		\.[Q D	8R	QD.				
/ 1 \		ΖΙ Ν							
		en, generale,							
		3H	SR.						