Code No: 126VN

R15

[10]

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year II Semester Examinations, April - 2018

B. Tech III Year II Semester Examinations, April - 2018 VLSI DESIGN			
S Time:	3 hours (Common to ECE, ETM)	B P Max.Ma	nrks: 75
Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.			
88	8P 8P PART -A		Marks)
1.a) b) c) d)	Define figure of merit of MOS transistor. Draw the CMOS inverter circuit. What is meant by synthesis? Differentiate Functional simulation and timing simulat What is the importance of fan-in and fan-out?	ion. 2 2 2	[2] [3] [2] [3] [2]
g) h) i) j)	Differentiate rise time and fall time. Draw the 1-bit SRAM cell. What are the various serial access memories? Implement 2:1 MUX using PAL. What is the difference between verification and validat	tion?	[3] [2] [3] [2] [3]
8R	SR SR PARTE	3 P 3 (50	Marks)
2.	Draw and explain the operation of BiCMOS inverter.		[10]
3.	OR Derive the drain to source current equation for NMC	OS enhancement mode to	ransistor. [10]
84	Discuss the steps involved in VLSI design flow.		[10]
5.	Draw the stick diagram for the following Boolean $F = A(B + C)$.	expression using CMC	OS logic. [10]
6. 8 7.	Briefly explain the commonly used technique to est inverter. Implement 4:1 multiplexer using switch logic.	imate the delay time of	a MOS [10] [10]
8.	Design a 4-bit magnitude comparator. OR		[10]
9.	Design a zero detector circuit.		[10]
\bigcirc 10.	Discuss scan design Techniques.	37 37	[10]

---00O00---

Compare various programmable devices.

11.