Code No.: CS302PC

[Time: 3 Hours]

representation.

R20

H.T.No.

8

R

[Max. Marks: 70]

CMR ENGINEERING COLLEGE: : HYDERABAD **UGC AUTONOMOUS**

II-B.TECH-I-Semester End Examinations (Supply) - December- 2024 COMPUTER ORGANIZATION AND ARCHITECTURE (Common to CSE, IT, CSC & CSM)

Note: This question paper contains two parts A and B. Part A is compulsory which carries 20 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. (20 Marks) 1. a) Draw the the basic functional units of computer? [2M] What is bus? What are the different buses in a cpu? b) [2M] c) What is branch field? [2M]d) What is reverse polish notation? Give an example. [2M] e) Obtain the 9's complement of 12349876. [2M] f) Explain the floating point representation with examples. [2M] g) List the difference between static RAM and dynamic RAM. [2M] h) Define Virtual memory. [2M] i) What is parallel processing? [2M] What do you mean by vector interrupt? Explain. i) [2M]PART-B (50 Marks) Describe the Arithmetic Logic shift unit with neat diagram and examples. 2. [10M] OR 3.a) Draw the block diagram for the hardware that implements the following statements [5M] x+yz: AR← AR+BR where AR and BR are teo n-bit registers and x,y and z are control variables. Include the logic gates for the control function. b) Using a 4-bit counter with parallel load and a 4-bit adder, draw a block diagram that [5M] shows how to implement the following statements: x: R1 ← R1+R1 Add R2 to R1 x'y : R1← R1+1 Increment R1 where R1 is a counter with parallel load and R2 is a 4bit register. What is an addressing mode? Explain any four types of addressing modes, with 4. [10M] suitable examples. OR 5.a) Describe the conditional branching with block diagram. [5M] b) Explain the computer hardware configuration with neat diagram. [5M] 6.a) Perform the arithmetic operations (+42) + (-13) and (-42)-(-13) in binary using [5M]signed-2's complement representation for negative numbers. b) Derive the circuits for a 3-bit parity generator and 4-bit parity checker using an even-[5M] parity bit. 7.a) Draw the Flow chart of add and subtract operations. [6M] b) Write the algorithm for adding and subtracting numbers in signed-2's complement [4M]

Discuss the Memory Hierarchy in computer system with regard to Speed, Size and [10M] 8. Cost. OR 9. Explain the following. Auxiliary Memory. a) [5M]b) Associative Memory. [5M]Describe RISC and CISC characteristics. 10.a) [5M]Demonstrate the solution for Cache Coherence. [5M] 11. Discuss the implementation of Instruction pipeline with an example. [10M]