Code No.: R22CS58351PE

**R22** 

H.T.No.

8 R

## CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

## II-M.TECH-I-Semester End Examinations (Regular) - January- 2025 ADVANCED COMPUTER ARCHITECTURE (PE-V)

(CSE)

[Time: 3 Hours]	[Max. Marks: 60]
<b>Note:</b> This question paper contains two parts A and B.	
Part A is compulsory which carries 10 marks. Answer all questions in Part	Α.

Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

<ul><li>1. a) Define parallel computing and give an example.</li><li>b) What is program partitioning?</li></ul>	[1M] [1M] [1M] [1M]
, , , , , ,	[1M] [1M]
D C 1 1 111 1 11 1	[1M]
<ul> <li>Define scalability in parallel systems.</li> </ul>	
d) What are the performance metrics used in scalable systems?	
e) Define shared memory architecture.	[1M]
f) Write one difference between linear and non-linear pipeline processors.	[1M]
g) Define vector processing.	[1M]
h) What is message-passing?	[1M]
i) What are latency-hiding techniques?	[1M]
<ol> <li>Mention one difference between fine-grain and coarse-grain multicompute</li> </ol>	ers. [1M]
PART-B	(50 Marks)
Compare PRAM and SIMD models with examples.	[10M]
OR  3. Illustrate the conditions of parallelism with real-world examples.	[10M]
<ol> <li>Analyze the performance trade-offs in virtual memory technology.</li> </ol>	[10M]
OR	[10M]
5. Explain the principles of scalable performance with examples.	[10M]
<ol><li>Illustrate the design and working of an instruction pipeline.</li></ol>	[10M]
OR	and the second s
<ol> <li>Analyze the functioning of backplane bus systems in parallel architectures</li> </ol>	[10M]
8. Compare the architectures of multiprocessors and multicomputers.	[10M]
OR	
<ol><li>Evaluate the efficiency of CM-5 connection machines.</li></ol>	[10M]
10. Illustrate the working of a dataflow processor with a diagram.	[10M]
OR	and the second s
11. Analyze the challenges in designing hybrid architectures.	[10M]