[10M]

Code No.: R22EC57101PC

R22

H.T.No.

8 R

[Max. Marks: 60]

CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

I-M.TECH-I-Semester End Examinations (Regular) - March- 2024 DIGITAL DESIGN & VERIFICATION (VLSISD)

[Time: 3 Hours]

Note: This question paper contains two parts A and B.
Part A is compulsory which carries 10 marks. Answer all questions in Part A.

Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

(10 Marks) PART-A [1M]1. a) What is Sequential logic? [1M]b) List the types of flip-flops. [1M]c) Define Keyword in Verilog HDL. [1M]d) What is Verilog HDL used for? [1M]e) What does wire in Verilog HDL refer to? [1M]f) What is randomization? g) Write an example for wire load model. [1M][1M]h) What is crosstalk? [1M]i) Define PLA. [1M]i) What is Programmable Interconnection? (50 Marks) PART-B 2. Verify the universal property of NOR gate by realizing AND,OR,NAND,XOR and [10M] XNOR gates. 3. Multiply (-6) and (2) using Booth's multiplier and write the process in details. [10M][5M]4. a. Compare Combinational and Sequential Logic. [5M]b. What are the features of Verilog HDL? OR [5M] 5. a. Write a Verilog Program for 3 to 8 Decoder. [5M]b. Write a Verilog code for JK Flip-Flop. [10M] 6. What are the different Data types in Verilog HDL?

7. What are differences between Initial and Always process statements in Verilog HDL?

8. What are different roots challenges?

[10M]

OR

- 9. Write short notes on time delays with switch primitives relevant to switch level [10M] modelling.
- 10. Implement the following Boolean expression with the help of Programmable Array [10M] Logic (PAL)

X = AB + AC'

Y = AB' + BC'

OR

11. What is the difference between FPGA and ASIC design?

[10M]
