Code No.: EC744PE

R20

H.T.No.

8 R

CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

IV-B.TECH-I-Semester End Examinations (Supply) - April- 2024 DIGITAL CMOS IC DESIGN

(ECE)

[Max. Marks: 70] [Time: 3 Hours]

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 20 marks. Answer all questions in Part A.

Part B consists of 5 Units. Answer any one full question from each unit. Each question

carries 10 marks and may have a, b, c as sub questions.

		PART-A (2	0 Marks)
1	-)	Draw the circuit diagram of a Pseudo NMOS inverter.	[2M]
1.	a)	Define Fall time.	[2M]
	b)	Write the expressions for Sum and Carry in a Half-Adder circuit.	[2M]
	c)d)	Write any three advantages of CMOS technology.	[2M]
	e)	Write the truth table of a Two input NOR gate.	[2M]
	f)	Draw the circuit schematic of Two-inverter basic bistable element.	[2M]
	g)	What is a Transmission gate?	[2M]
	h)	Write about Charge leakage in MOS transistors.	[2M]
	i)	What is the purpose of a Row address decoder?	[2M]
	j)	Compare PROM, EPROM and EEPROM.	[2M]
			50 Marks)
	2.	Illustrate transistor equivalency with circuit diagram and drain current expressions.	[10M]
	4.	OR	54.03.67
	3.	Draw the circuit diagram of a typical CMOS inverter. Explain its operation and derive	e [10M]
	5.	the expression for voltage gain.	
	4.	Design a one-bit full-adder circuit using CMOS transistor schematic.	[10M]
	٦.	OR	
	5.	Draw the Two-input NMOS depletion-load NAND gate. Explain its operation in eac	h [10M]
	٥.	with its truth table.	
	6.	Discuss the operation of a CMOS negative (falling) edge-triggered master-slave l	D [10M]
	0.	flip-flop along with its circuit diagram.	
		OR	
	7.	Illustrate the operation of a CMOS SR latch circuit based on NAND2 gates along wit	th [10M]
	,.	its truth table.	
		c of the standardation load nMOS dynamic shift regist	er [10M]
	8.	Draw the circuit diagram of a Three stage depletion-load nMOS dynamic shift regist	ci [roin]
		circuit driven with Two-phase clocking scheme. Explain its operation.	
		OR Draw the logic diagram of Domino CMOS logic gate and Cascaded domino CMOS	S [10M]
	9.	Draw the logic diagram of Domino Civios logic gate and Cascadea domino	
		logic gates. Also explain its working principle.	
	10	Explain about the working principle of Full CMOS static RAM cell.	[10M]
	10.	OR	
	11.	. Draw the diagram of a typical Random-Access Memory array organization as	nd [10M]
	11.	explain its various inner circuit blocks.	
