Code No.: DS405PC

**R20** 

H.T.No.

8 R

## CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

## II-B.TECH-II-Semester End Examinations (Supply) - July- 2024 COMPUTER ORGANIZATION AND ARCHITECTURE (CSD)

[Time: 3 Hours] [Max. Marks: 70]

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 20 marks. Answer all questions in Part A.

Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

|                               | PART-A (20   | Marks)   |
|-------------------------------|--|--|
| 1. a) b) c) d) e) f) g) h) i) | Difference between Computer Organization and Computer Architecture.  Explain binary adder.  Define pipeline register.  Explain relative address mode.  Convert the decimal number 1231 to binary.  Explain BCD subtraction.  Define vectored and interrupt.  What is auxiliary memory?  Define MIMD. | [2M]<br>[2M]<br>[2M]<br>[2M]<br>[2M]<br>[2M]<br>[2M]<br>[2M] |
| j)                            | Sketch how a 2* 2 interchange switch operates.   | [2M]   |
| 2.                            | PART-B Explain how instruction is decoded along with timing and control diagram.  OR   | Marks)<br>[10M]  |
| 3.                            | Explain how all the arithmetic, logic and shift operations can be performed using single unit.   | [10M]  |
| 4.                            | Illustrate the structure of a micro program sequencer.  OR   | [10M]  |
| 5.                            | Convert the following arithmetic expressions from infix to revers polish notation.<br>i) $A * B + C * D + E * F$<br>ii) $A + B * [C * D + E * (F + G)]$  | [10M]  |
|                               | OR   | [10M]  |
| 6.                            | Summarize the decimal fixed point representation. Perform the arithmetic operation (+42) + (-13) in binary using 2's complement.   | [TOIVI]  |
| 7.                            | Illustrate Booth multiplication algorithm. Multiply 010111 with 110110 using Booth's Algorithm.  | s [10M]  |
| 8.                            | Explain data transfer using handshaking protocol.  OR  | [10M]  |
| 9.                            | Elaborate the hardware organization of an associate memory.  | [10M]  |
| 10.                           | Explain Delayed load and Delayed branch  | [10M]  |
| 11.                           | OR Difference between the CISC and RISC characteristics. ************************************  | [10M]  |