Code No.: EC57201PC

R20

H.T.No.

8 R

## CMR ENGINEERING COLLEGE: : HYDERABAD UGC AUTONOMOUS

## I-M.TECH-II-Semester End Examinations (Supply) - Feb- 2022 ANALOG AND DIGITAL CMOS VLSI DESIGN (VLSI SD)

[Time: 3 Hours] [Max. Marks: 70]

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 20 marks. Answer all questions in Part A.

Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

		carries to marks and may have a,	, o, c as sub questions.		
			PART-A	(20 Marks)	
1.	a)	Explain the formal estimation of CN	MOS Inverter delay?		[2M]
	b)	Define stick diagram and layout dia			[2M]
	c)				
	d)				[2M]
	e)	Explain bi-stability principle?			[2M]
	f)	What is meant by Pipelining?			[2M]
	g)	What is cascade amplifier?			[2M]
	h)		perate as an analog voltage multiplier.		[2M]
	i)	What is the purpose of a current min			[2M]
	j)	Why current mirror is used in differ			[2M]
	37				[]
			PART-B	(50 Marks	(6)
	2.	Draw the circuit diagram, stick diag			[10M]
			OR		1,
	3.	a) Explain about the various layout			[04M]
		b) Draw the static CMOS logic circ			[06M]
		i) Y=(ABCD)'	and the second s		feered
		ii) $Y = [D(A+BC)]'$			
	4.	Discuss the transient analysis of Circuit. Design an EX-OR gate using		sistor equivalent	[10M]
	-	-) W/I	OR		10414
	5.	a) What are various floor planning r			[04M]
		b) Explain the delay in comb be reduced.	binational logic network and how combination	nal delay can	[06M]
	6.	a) Draw the D latch by using CMOS	S logic and explain its operation in detail.		[07M]
	0.	b) Write short notes on SR latch in s			[03M]
		o) write short notes on ore laten in a			[ostri]
	7	) W/I :	OR		50.00
	7.	a) What is race around condition?			[04M]
		b) What is Giga Scale dilemma?			[03M]
		c) What is high K metal gate techno	ology?		[03M]
	8.	Draw the small signal model of C transconductance of a CS device.	CS stage with source degeneration, also plot the d	rain current and	[10M]
	1 "		OR		
	9.	Define and explain the following ter	rms .		[05M]
		a) Common-Mode Input Range			[05M]
		b) Common-Mode Rejection Ratio			

10.	What is Current Mirror .Explain the general properties of current mirrors with block diagram	
	OR	
11.	a) Draw and explain about a simple current mirror with Beta helper.	
	b)Write a short notes on current sinks and sources	
	******	