Code No: 153AG

## JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

## B.Tech II Year I Semester Examinations, March - 2021 COMPUTER ORGANIZATION AND ARCHITECTURE

(Computer Science and Engineering)

Max. Marks: 75

Time: 3 hours

## Answer any five questions All questions carry equal marks

	1.a) b)	Discuss the functional units of a digital computer.  Demonstrate construction of a common bus system with multiplexers.	[7+8]
	2.a) b)	Design a 4-bit combinational circuit decrementer using four full-adder circuits. What is the difference between a direct and an indirect address instruction? I references to memory are needed for each type of instruction to bring an oper processor register?	low many and into a [7+8]
, Pax	· b)	Explain the general register organization of the processor.	[7+8]
	4.	Explain addition and subtraction of floating point numbers with an exanecessary flowchart.	
	5.a) b)	A two way set associative cache has lines of 16 bytes and a total size of 8 K 64 Mbytes main memory is byte addressable. Show the format of main memor How does SDRAM differ from ordinary DRAM?	bytes. The y address. [8+7]
		Explain the major differences between the central computer and peripher resolve these differences?  Discuss the Strobe control method of Asynchronous data transfer.	
	7.a) b)	What is parallel processing? Explain Flynn's classification of computer.  Illustrate vector operations and vector processing.	[8+7]
	8.a)	Discuss about RISC Pipeline. What is cache coherence problem? Discuss solutions for it.	[7+8]