


UNIT - VII

Semiconductor Integrated Circuit Design

PLAs: - (Programmable Logic Array)

The PLA is one type of programmable logic device which has a set of programmable AND planes followed by a set of programmable OR planes and which can then be conditionally complemented to produce an output.

Block diagram of a PLA device:-




→ In the PLA approach instead of generating all the min terms a separate logic is implemented which generates only the required product terms.

→ This saves lot of silicon area and also the common product terms are identified and only one product term is

generated for that particular term.


Simplified representation of AND matrix:-



where $m \rightarrow$ number of inputs.

$n \rightarrow$ number of product terms.

Simplified representation of OR matrix:-



Application of PLA:-

① we can implement both combinational as well as sequential circuits using PLA.

② For combinational circuits, the PLA device with only

→ To implement the sequential circuits we use the PLA device with Flipflop and buffers included in the output stage.

Designing of Combinational circuits using PLA:-

Procedure:

step 1: prepare the truth table


step 2: write boolean expression in SOP form

step 3: obtain the minimum SOP form to reduce the number of product terms to minimum.

step 4: decide the input connections of AND matrix for generating the required product terms.

step 5: Then decide the input connections of OR matrix to generate the required sum terms.

step 6: decide the connection of invert/non-invert matrix



→ It can invert its input if active low output is required. Its input is passed without any inversion if active high output is required.

→ The output will be same as input if fuse link is closed, where as we get \bar{S} at output if fuse link is open circuit.

step 7:-

program the PLA.


Combinational circuit for a PLA with 3 inputs, three product terms and 2 outputs;

let 3 inputs I_0, I_1, I_2 .

number of outputs = number of OR gates = 2,

number of product terms = number of AND gates = 3,

→ Hence this PLA device will have 3 AND gates each of which has 6 inputs & 2 OR gates.



Specifying size of a PLA

The size of a PLA is specified by $m \times p \times n$.

m → no. of inputs

p → no. of product terms

n → no. of outputs.

① A combinational circuit is defined by the function

$$F_1(A, B, C) = \sum m(4, 5, 7)$$

$$F_2(A, B, C) = \sum m(3, 5, 7)$$

Implement this circuit with a PLA having 3 inputs, 3 product terms and 2 outputs.

$$F_1(A, B, C) = \sum m(4, 5, 7) = A\bar{B}\bar{C} + A\bar{B}C + ABC$$

$$F_2(A, B, C) = \sum m(3, 5, 7) = \bar{A}BC + A\bar{B}C + ABC$$

minimization:

$$F_1(A, B, C) = \underline{A\bar{B}\bar{C}} + \underline{A\bar{B}C} + ABC$$

$$= A\bar{B}(\bar{C} + C) + ABC$$

$$= A\bar{B} + ABC \quad (\because C + \bar{C} = 1 \text{ in Boolean algebra})$$

$$= A(\bar{B} + BC)$$

~~$$F_2 = \bar{A}BC + A\bar{B}C + ABC$$~~

$$= A[\bar{B}(C+1) + BC]$$

$$= A[\bar{B}C + \bar{B} + BC]$$

$$= A[\bar{B} + C(B + \bar{B})]$$

$$= A[\bar{B} + C]$$

$$F_1(A, B, C) = A\bar{B} + AC \quad \text{--- ①}$$

OR minimization using K-maps:

		BC			
	A	BC	BC	BC	BC
		00	01	11	10
A	0				
A	1	1	1	1	

$$F_1 = A\bar{B} + AC$$

		BC			
	A	BC	BC	BC	BC
		00	01	11	10
A	0			1	
A	1		1	1	

$$F_2 = BC + AC$$


→ Decide input to AND matrix.

From expression of F_1 & F_2 we have A, B, C inputs.


→ Decide input to OR matrix.

The input to OR matrix are AB, AC, BC .

PLA Implementation :-



② Implement JK Flip-flop circuit using PLA.




The characteristic table or truth Table of JK-FF is,

Present state $Q(t)$	J	K	next state $Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	1 ✓
0	1	1	1 ✓
1	0	0	1 ✓
1	0	1	0
1	1	0	1
1	1	1	0

$Q(t)=0$ then
 $Q(t+1)=J$

$Q(t)=1$ then
 $Q(t+1)=\bar{K}$


Simplify using k-map;



$$Q(t+1) = \bar{Q}J + Q\bar{K}$$

→ Inputs required for AND gates are, Q, \bar{Q}, J, \bar{K}

→ 2 AND gates required & one OR gate for 1 output.



① Sketch a diagram for 2 input XOR using PLA.

② Implement full adder using PLA.

X	Y	Z	sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

sum

X \ YZ	00	01	11	10
0		1		1
1	1		1	


$$\text{sum} = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XYZ$$

Cannot simplified using k-map.

carry

X \ YZ	00	01	11	10
0			1	
1		1	1	1


$$\text{carry} = XY + XZ + YZ$$



Programmable Array Logic (PAL) :-

The PAL is a special type of PLA where the OR array is not programmable.


→ means In PAL AND array is programmable but OR array is fixed, whereas in PLA, both arrays are programmable.




→ The advantage of PALs is the elimination of fuses in the OR array and special electronic circuits to blow these fuses.

→ Since these special electronic circuits and programmable OR array occupy a very large area, the area is reduced in PAL.

→ many AND gates in first level and one OR gate of the network output




PAL structure



1) Implement following Boolean function using PAL.



$$W(A, B, C, D) = \sum m(1, 3, 4, 6, 9, 11, 12, 14)$$

→ Simplify using K-map.



- 8421
- 1 → 0001
- 3 → 0011
- 4 → 0100
- 6 → 0110
- 9 → 1001
- 11 → 1011
- 12 → 1100
- 14 → 1110

$$W = B\bar{D} + \bar{B}D$$



PAL 16L8

seven AND gates to each OR gate.

Product of Sum (Pos) simplification using k-map:

SOP

	S	\bar{S}	B
A	0	1	1
\bar{A}	0	1	1
A	1	0	1

POS

	B	\bar{B}
A	0	1
\bar{A}	0	1

Ex:-

$Y = \prod m(0, 2, 3, 5, 7)$

represent pos terms by '0'.

	BC	00	01	11	10
A	0	0	0	0	0
1		0	0		

Annotations: $(\bar{B} + \bar{C})$ points to the top row (A=0). $A + \bar{B} + \bar{C}$ points to the cell (A=0, BC=11).

	BC	00	01	11	10
A	0	0		0	0
1			0	0	

Annotations: $\bar{B} + \bar{C}$ points to the top row (A=0). $A + C$ points to the middle column (BC=01). $\bar{A} + \bar{C}$ points to the bottom row (A=1).

$Y = (\bar{A} + \bar{C}) \cdot (\bar{B} + \bar{C}) \cdot (A + C)$

~~$= \bar{A}\bar{B} + \bar{A}\bar{C} + \bar{B}\bar{C} + C$~~

(OR)

	BC	00	01	11	10
A	0		1		
1		1			1

1, 4, 6

$$\begin{aligned}
 Y &= (\underline{\bar{A} + \bar{C}}) \cdot (\underline{\bar{B} + \bar{C}}) \cdot (\underline{A + C}) \\
 &= (\bar{A}A + \bar{A}C + \bar{C}C) (\bar{B} + \bar{C}) \\
 &= (\bar{A}C + A\bar{C}) (\bar{B} + \bar{C}) \\
 &= (\bar{A}C\bar{B} + \bar{A}C\bar{C} + A\bar{C}\bar{B} + A\bar{C}\bar{C}) \\
 &= \bar{A}C\bar{B} + 0 + A\bar{C}\bar{B} + A\bar{C} \\
 &= \underline{\bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{C}}
 \end{aligned}$$


Binary to Gray encoder :

B_3	B_2	B_1	B_0		G_3	G_2	G_1	G_0	
0	0	0	0	→	0	0	0	0	$G_3 = B_3$
0	0	0	1	→	0	0	0	1	$G_2 = B_3 \oplus B_2$
0	0	1	0	→	0	0	1	1	$G_1 = B_2 \oplus B_1$
0	0	1	1	→	0	0	1	0	$G_0 = B_1 \oplus B_0$
0	1	0	0	→	0	1	1	0	
0	1	0	1	→	0	1	1	1	
0	1	1	0	→	0	1	0	1	
0	1	1	1	→	0	1	0	0	
1	0	0	0	→	1	1	0	0	
1	0	0	1	→	1	1	0	1	
1	0	1	0	→	1	0	1	1	
1	0	1	1	→	1	0	1	0	
1	1	0	0	→	1	0	1	0	
1	1	0	1	→	1	0	1	1	
1	1	1	0	→	1	0	0	1	

G₁₃ =

Standard cells :-

- Standard cells are pre-defined logic elements used in the circuit.
- The design methodology that uses standard cells is known as cell-based design methodology.
- Hence, standard cells are the basic building blocks of cell-based IC design methodology.
- A standard-cell library is one of the foundations upon which the VLSI design approach is built.
- A standard cell is designed either to store information or perform a specific logic function (Inverter, AND, OR etc).
- The type of standard cell created to store data is referred to as a sequential cell (FF & latch).
- Standard cells are built on transistors. They are one abstraction level higher than transistor.



→ Hardware block can be represented in four different abstraction levels during the chip implementation process.

Lowest level :- The lowest level is the transistor or device level.

→ At this level, entire block is described directly by very basic building elements of transistors, diodes, capacitors and resistors.

cell level :- In this, designs are composed of standard cells.


module level :- Designs are represented by modules such as adders, multipliers, ALU & shifter.

chip level :- The highest level is chip level, At this level,

designs are partitioned into subsystems, such as

DSP, micro controller, MPEB decoder, UART, USB, DMA,

ADC, DAC & PLL.



- During chip construction process, the designer's HDL code is transformed to a netlist using synthesis tool. The netlist is composed of a certain number of standard cells, each one having its specific logic function.
- The intended system functions, described by HDL are realized by standard cells in this netlist.
- These standard cells are placed within the chip's floorplan by special place and route tool.

cell's physical size defined by

1) cell height

2) cell width.

- cell boundary attribute used by place and route tool to place cell during placement stage.
- Only metall layer is used inside the cell layout since higher level metals are reserved for signal routing.
- It is important to complete each standard cell's layout with least amount of silicon area.
- Physically, the standard cells within an ASIC library have a fixed size in one dimension (usually height) so that they can be placed and aligned along rows of the chip.

⇒ The other name of cell-based design methodology is cell-based ASIC or CBIC in simple.

Factors Influencing Low Power VLSI Design:

- ① Reduce V_{DD} .
- ② Power supply reduction
- ③ Variation of the threshold voltage
- ④ Optimal power voltage
- ⑤ Compensating for lower speed.
- ⑥ Voltage switch
- ⑦ Reduce C
- ⑧ Partition blocks
- ⑨ Locality of reference
- ⑩ clocks and control.
- ⑪ Logic design.
- ⑫ Buffer design
- ⑬ Reduce A
- ⑭ Glitch Avoidance
- ⑮ Point-to-point buses.

Reduce V_{DD} :-

→ Development in fabrication are already moving from the existing standard 5V towards a new level of 3.3V and experimental processes are looking at even lower voltages.

Power Supply Reduction :-

→ One of the motivations in technology development has been to increase the level of integration by reducing feature sizes.

→ However as gate lengths are reduced the electric field strength increases in the gate region. This leads to reliability problems as the high electric field strengths accelerate the conducting e^- s to such speeds cause substrate current and then cause latch-up problem.

→ There are 3 approaches to enabling further feature size reduction

- ① lightly doped drain (LDD) technique allows the smallest gate length.
- ② new circuit techniques which avoid high electric fields across individual transistors.
- ③ Reduce the supply voltage.


$$\text{Power delay} = \frac{P}{f_{\max}} = V_{DD}^2 \sum (C_i P_i f_i)$$

→ The variation in V_{DD} actually leads to a quadratic change in the power-delay product.

f_{\max} → max possible frequency of a circuit represents the fastest throughput.


Partition blocks

In general it is best to partition large blocks into smaller ones. But, the power calculation for each memory access is based upon the capacitances of the bit and word lines which run vertically & horizontally across array.



address generators

bit detector circuit.



→ Instead of array is broken down into 4 sub-circuits (each with its own support circuitry) and only one unit is addressed with each access, then the product of activity & capacitance is reduced by a half.

Reduce C:

The best strategy is to ~~Reduce~~ Reduce capacitance.

Buffer design: -

One problem is the design of circuitry to drive large capacitance. The basic solution is a sequence of buffers with increasing gate widths;

Reduce A:

Reduce A, the average activity on each gate. Power is only expended when a node is switched, if switching is restricted to when information change then power is minimised.

Glitch Avoidance: -

With some digital logic, there are spurious transitions known as glitches which occur due to partially resolved functions.